- J. L. Hennessy and N. P. Jouppi, Computer Technology and Architecture: An Evolving Interaction.Computer, pp. 18–29 (September 1991).Google Scholar
- C. A. Mead, L. A. Conway,Introduction to VLSI Systems. Addison-Wesley, Reading, Massachusetts, (1980).Google Scholar
- L. Gwennap, New MIPS Chip Targets Windows NT Boxes.Microprocessor Report (November 18, 1992).Google Scholar
- S. W. Keckler, and W. J. Dally, Processor Coupling: Integrating Compile Time and Runtime Scheduling for Parallelism.Proc. 19th Int’l. Symp. Computer Archit., Queensland, Australia, ACM, pp. 202–213 (May 1992).Google Scholar
- N. P. Carter, S. W. Keckler, and W. J. Dally, Hardware Support for Fast Capability-Based Addressing.Proc. Sixth Int’l. Conf. on Archit. Support Progr. Lang. Oper. Syst. (ASPLO VI), Association for Computing Machinery Press, pp. 319–327 (October 1994).Google Scholar
- R. Tomasulo, An Efficient Algorithm for Exploiting Multiple Arithmetic Units.IBM J.11, 25–33 (January 1967).zbMATHGoogle Scholar
- W. M. Johnson,Superscalar Microprocessor Design. Prentice Hall, Englewood Cliffs, New Jersey (1991).Google Scholar
- R. P. Colwell, W. E. Hall, C. S. Joshi, D. B. Papworth, P. K. Rodman, and J. E. Tornes, Architecture and Implementation of a VLIW Supercomputer.Proc. Supercomputing, IEEE Computer Society Press, pp. 910–919 (November 1990).Google Scholar
- A. Gupta, and W.-D. Weber, Exploring the Benefits of Multiple Hardware Contexts in a Multiprocessor Architecture: Preliminary Results.Proc. 16th Ann. Symp. Computer Archit. IEEE, pp. 273–280 (May 1989).Google Scholar
- R. H. Halstead, and T. Fujita, MASA: A Multithreaded Processor Architecture for Parallel Symbolic Computing.15th Ann. Symp. Computer Archit. IEEE Computer Society, pp. 443–451 (May 1988).Google Scholar
- B. J. Smith, Architecture and Applications of the HEP Multiprocessor Computer System.SPIE Vol. 298 Real-Time Signal Processing IV, Denelcor, Inc., Aurora, Colorado, pp. 241–248 (1981).Google Scholar
- R. Alversonet al., The Tera Computer System.Proc. Int’l. Conf. Supercomputing, ACM SIGPLAN Computer Architecture News, pp. 1–6 (September 1990).Google Scholar
- R. S. Nikhil, G. M. Papadopoulos, Arvind, *T: A Multithreaded Massively Parallel Architecture. Computation Structures Group Memo 325-1, Laboratory for Computer Science, Massachusetts Institute of Technology (November 1991).Google Scholar
- H. H. Humet al., A Design Study of the EARTH Multiprocessor.Int’l. Conf. Parallel Archit. and Compilation Techn., pp. 59–68 (1995).Google Scholar
- S. Sakai, Y. Kodoma, and Y. Yamaguchi, Prototype Implementation of a Highly Parallel Dataflow Machine em-4.Proc. Fifth Int’l. Parallel Processing Symp., IEEE Computer Society, pp. 278–286 (May 1991).Google Scholar
- A. Wolfe, and J. P. Shen, A Variable Instruction Stream Extension to the VLIW Architecture.Proc. Fourth Int’l. Conf. Archit. Support for Progr. Lang. Oper. Syst., ACM Press, pp. 2–14 (April 1991).Google Scholar
- G. S. Sohi, S. E. Breach, and T. Vijaykumar, Multiscalar Processors.Proc. 22nd Int’l. Symp. Computer Archit., pp. 414–425 (May 1995).Google Scholar
- D. M. Tullsen, S. J. Eggers, and H. M. Levy, Simultaneous Multithreading: Maximizing On-Chip Parallelism.Proc. 22nd Int’l. Symp. Computer Archit., pp. 392–403 (May 1995).Google Scholar
- M. D. Noakes, D. A. Wallach, and W. J. Dally, The J-Machine Multicomputer: An Architectural Evaluation.Proc. 20th Int’l. Symp. Computer Archit., San Diego, California, IEEE, pp. 224–235 (May 1993).Google Scholar
- W. J. Dallyet al., The J-Machine: A Fine-Grain Concurrent Computer.Proc. the IFIP Congress G. Ritter, (ed.), North-Holland, pp. 1147–1153 (August 1989).Google Scholar
- P. Agrawal, W. Dally, W. Fischer, H. Jagadisch, A. Krishnakumar, and R. Tutundjian, A. Mars, A Multiprocessor-Based Programmable Accelerator.IEEE Design Test4:28–36 (October 1987).CrossRefGoogle Scholar
- S. Borkaret al., Supporting Systolic and Memory Communication in Iwarp.Proc. 17th Int’l. Symp. Computer Archit., pp. 70–81 (May 1990).Google Scholar
- G. M. Papadopoulos, G. A. Boughton, R. Grainer, and M. J. Beckerle, *T: Integrated Building Blocks for Parallel Computing.Proc. Supercomputing, IEEE, pp. 624–635 (1993).Google Scholar
- D. S. Henry, and C. F. Joerg, A Tightly-Coupled Processor-Network Interface.Fifth Int’l. Conf. Archit. Support for Progr. Lang. Oper. Systems (ASPLOS V), ACM, pp. 111–122 (October 1992).Google Scholar
- Cray Research, Inc.,Cray T3D System Architecture Overview. Chippewa Falls, Wisconsin (1993).Google Scholar
- G. Pfisteret al., The IBM Research Parallel Processor Prototype (RP3): Introduction and Architecture.Proc. Int’l. Conf. Parallel Processing, pp. 764–771 (1985).Google Scholar
- J. Kuskin, D. Ofelt, M. Heinrich, J. Heinlein, R. Simoniet al., The Stanford FLASH Multiprocessor.Proc. 21st Int’l. Symp. Computer Archit., IEEE, pp. 302–313 (April 1994).Google Scholar
- L. K. Ivy, A Shared Virtual Memory System for Parallel Computing.Int’l. Conf. Parallel Processing, pp. 94–101 (1988).Google Scholar
- A. Agarwalet al., The MIT Alewife Machine: A Large-Scale Distributed-Memory Multiprocessor.Scalable Shared Memory Multiprocessor, Kluwer Academic Publishers, (1991).Google Scholar
- D. Lenoski, J. Laudon, T. Joe, D. Nakahira, L. Stevens, A. Gupta, and J. Hennessy, The DASH prototype: Implementation and Performance.Proc. 19th Ann. Int’l. Symp. Computer Archit., IEEE, pp. 92–103 (1992).Google Scholar
- S. J. Franket al., Multiprocessor Digital Data Processing System. United States Patent No. 5,055,999 (October 8 1991).Google Scholar
- P. G. Lowney, S. G. Freudenberger, T. J. Karzes, W. D. Lichtenstein, R. P. Nix, J. S. O’Donnell, and J. C. Ruttenberg, The Multiflow Trace Scheduling Compiler.J. Supercomputing7(1/2):51–142 (May 1993).CrossRefGoogle Scholar
- A. Zaafrani, H. G. Dietz, and M. O’Keefe, Static Scheduling for Barrier MIMD Architectures.Int’l. Conf. Parallel Processing (1990).Google Scholar
- Y. Gurevich, The M-Machine Operating System. Master of Engineering Thesis, Massachusetts Institute of Technology, Department of Electrical Engineering and Computer Science (September 1995).Google Scholar
Free PDF ebooks (user's guide, manuals, sheets) about Nicholas carter computer architecture pdf free download ready for download. Computer architecture. Nicholas P Carter. Click the link below to download and view a PDF version of the Preface to the Second Adapted Edition. Download free pdf or zip ebooks, or read online ebooks.